Verilog Round Robin Arbiter Model

http://www.asic-world.com/examples/verilog/arbiter.html